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Abstract—In-memory computing is a promising approach to
addressing the processor-memory data transfer bottleneck in
computing systems. We propose Spin-Transfer Torque Compute-
in-Memory (STT-CiM), a design for in-memory computing with
Spin-Transfer Torque Magnetic RAM (STT-MRAM). The unique
properties of spintronic memory allow multiple wordlines within
an array to be simultaneously enabled, opening up the possibility
of directly sensing functions of the values stored in multiple
rows using a single access. We propose modifications to STT-
MRAM peripheral circuits that leverage this principle to perform
logic, arithmetic and complex vector operations. We address
the challenge of reliable in-memory computing under process
variations by extending ECC schemes to detect and correct
errors that occur during CiM operations. We also address the
question of how STT-CiM should be integrated within a general-
purpose computing system. To this end, we propose architectural
enhancements to processor instruction sets and on-chip buses that
enable STT-CiM to be utilized as a scratchpad memory. Finally,
we present data mapping techniques to increase the effectiveness
of STT-CiM. We evaluate STT-CiM using a device-to-architecture
modeling framework, and integrate cycle-accurate models of
STT-CiM with a commercial processor and on-chip bus (Nios II
and Avalon from Intel). Our system-level evaluation shows that
STT-CiM provides system-level performance improvements of
3.93x on average (upto 10.4x), and concurrently reduces memory
system energy by 3.83x on average (upto 12.4x).
Index Terms—STT-MRAM, Processing-in-Memory, In-
memory Computing, Spintronic Memories
I. INTRODUCTION
The growth in data processed and increase in the num-
ber of cores place high demands on the memory systems
of modern computing platforms. Consequently, a growing
fraction of transistors, area and power are utilized towards
memories. CMOS memories (SRAM and embedded DRAM)
have been the mainstays of memory design for the past several
decades. However, recent technology scaling challenges in
CMOS memories, along with an increased demand for mem-
ory capacity and performance, have fueled an active interest
in alternative memory technologies.
Spintronic memories have emerged as a promising candidate
for future memories due to several desirable attributes such as
non-volatility, high density, and near-zero leakage. In particu-
lar, Spin Transfer Torque Magnetic RAM (STT-MRAM) has
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garnered significant interest with various prototype demonstra-
tions and early commercial offerings [1]–[3]. There have been
several research efforts to boost the efficiency of STT-MRAM
at the device, circuit and architectural levels [4]–[30]. In this
work, we explore viz in-memory computing with STT-MRAM.
By exploiting the ability to simultaneously enable multiple
wordlines within a memory array, we enhance STT-MRAM
arrays to perform a range of arithmetic, logic and vector
operations. We propose circuit and architectural techniques for
reliable computation under process variations and to enable
the proposed design to be used in a programmable processor
based system.
In-memory computing is motivated by the observation that
the movement of data from bit-cells in the memory to the
processor and back (across the bit-lines, memory interface, and
system interconnect) is a major performance and energy bot-
tleneck in computing systems. Efforts that have explored the
closer integration of logic and memory are variedly referred
to in the literature as logic-in-memory, computing-in-memory
and processing-in-memory. These efforts may be classified
into two categories – moving logic closer to memory, or near-
memory computing [31]–[44], and performing computations
within memory structures, or in-memory computing [45]–[57],
which is the focus of this work. In-memory computing reduces
the number of memory accesses and the amount of data
transferred between processor and memory, and exploits the
wider internal bandwidth available within memory systems.
Our proposal is based on the observation that by enabling
multiple wordlines simultaneously 1 and sensing the effective
resistance of each bit-line, it is possible to directly compute
logic functions of the values stored in the bit-cells. Based on
this insight, we propose STT-CiM, a design for in-memory
computing with STT-MRAM that can perform a range of
arithmetic, logic, and vector operations. In STT-CiM, the
core data array is the same as standard STT-MRAM; hence,
memory density and the efficiency of read and write operations
are maintained. Reliable sensing under the limited tunneling
magneto-resistance (TMR) of STT-MRAM bit-cells is known
to be a challenge [12]–[16], [29], and we show that challenge
this is further aggravated for in-memory computations. In
order to enhance the robustness of STT-CiM under process
variations, we extend error correction codes (ECC) to errors
1Note that this is much easier in STT-MRAM than in CMOS memories,
due to the resistive nature of the bit-cells.
ar
X
iv
:1
70
3.
02
11
8v
4 
 [c
s.E
T]
  2
1 N
ov
 20
17
2that occur during in-memory computations. To evaluate the
benefits of STT-CiM, we utilize it as a scratchpad in the
memory hierarchy of the Intel Nios II [58] processor. We
propose enhancements to the on-chip bus and extend the
instruction set of the processor to support compute-in-memory
operations and expose them to software. We also present
suitable data mapping techniques to maximize the benefits of
STT-CiM.
We note that earlier efforts (e.g., [48]) have proposed
enabling multiple wordlines to perform computations within
Non-Volatile Memories (NVMs). Although our work shares
this principle, we differ from previous work in several key
aspects: (i) we address reliable in-memory computing under
process variations, (ii) we go beyond bitwise logic operations
to also perform arithmetic and vector operations, which are
commonly present in modern computing workloads, and (iii)
we propose architectural enhancements (bus and ISA exten-
sions), and data mapping techniques to enable in-memory
computation in the context of on-chip scratchpad memories.
In summary, the key contributions of this work are as
follows:
• We explore compute-in-memory with spintronic memo-
ries as an approach to improving system performance and
energy.
• We propose STT-CiM, an enhanced STT-MRAM array
that can perform a range of arithmetic, logic and vector
compute-in-memory operations without modifying either
the bit-cells or the core data array.
• We address a key challenge in STT-CiM, i.e. reliably per-
forming in-memory operations under process variation,
by demonstrating suitable error correction mechanisms.
• We propose extensions to the instruction set and on-chip
bus to integrate STT-CiM into a programmable processor
system and demonstrate the viability of these extensions
using Intel’s Nios II processor and Avalon on-chip bus.
• We evaluate the performance and energy benefits of STT-
CiM, achieving average improvements of 3.83x (upto
12.4x) and 3.93x (upto 10.4x) in the total memory energy
and system performance, respectively.
The rest of the paper is organized as follows. Section II
presents an overview of prior research efforts related to in-
memory computation. Section III provides the necessary back-
ground on STT-MRAM. Section IV describes the STT-CiM
design and how it supports in-memory computation. Section V
outlines architectural enhancements for STT-CiM. Section VI
describes the experimental methodology and experimental
results are presented in section VII. Section VIII concludes
the paper.
II. RELATED WORK
The closer integration of logic and memory is variedly
referred to in the literature as logic-in-memory, computing-
in-memory, and processing-in-memory. These efforts can be
broadly classified into two categories, as shown in Figure 1.
We limit the scope of our discussion to approaches that
improve the efficiency of active computation. For example,
we do not discuss the embedding of non-volatile memory
elements into a logic circuit [59]–[62] in order to enable
the system to shut-down and wakeup efficiently for improved
power management.
Near-memory computing refers to bringing logic or pro-
cessing units closer to memory. Notwithstanding the closer
integration, processing units still remain distinct from memory
arrays. Near-memory computing has been explored at various
levels of the memory hierarchy [31]–[35], [37]–[44]. Intelli-
gent RAM (IRAM) [31] is an early example, which integrated
a processor and DRAM in the same chip to improve the
bandwidth between them. Embedding simple processing units
within each page of main memory [32] and within secondary
storage [33] enables computations to be performed near mem-
ory. An application-specific example of near-memory compu-
tation is memory that can generate interpolated values, en-
abling the evaluation of complex mathematical functions [42].
Near-memory computing has gained significant interest in
recent years, with industry efforts like Hybrid Memory Cube
(HMC) [43] and High Bandwidth Memory (HBM) [44].
Fig. 1: Related work: Overview
In-memory computing [45]–[48], [51]–[54] integrates logic
operations into memory arrays, fundamentally blurring the dis-
tinction between processing and memory. The key challenge
of in-memory computing is to realize it without impacting the
desirability of the resulting design as a standard memory (i.e.,
density or efficiency of standard read and write operations).
Due to these constraints, in-memory computing is typically
limited to performing a small number of simple operations.
We can classify previous proposals for in-memory com-
puting based on whether they target application-specific or
general-purpose computations, and based on the underlying
memory technology that they consider. Application-specific
examples of in-memory computing include vector-matrix mul-
tiplication [54]–[57] and sum-of-absolute difference [46] com-
putation. Ternary content-addressable memory [45], ROM-
embedded RAM [63], AC-DIMM [52] and Micron’s automata
processor [64] can also be viewed as examples of in-memory
computing that target specific operations such as pattern
matching or evaluation of transcendental functions. Unlike
these application-specific designs, we focus on embedding
a broader set of operations (arithmetic, logic and vector
operations) within memory.
In-memory evaluation of bitwise logic operations has been
explored for memristive memories [48]–[50] and DRAM [51].
Our work differs from these efforts in several important as-
pects. First, we focus on in-memory computing for spintronic
3memory, which involves fundamentally different prospects and
design challenges. For example, the proposed operations are
not destructive to the contents stored in the accessed bit-cells
(unlike [51]). On the other hand, the much lower ratio of on
to off resistance in spintronic memory leads to lower sensing
margins. Second, we use a different sensing and reference
generation circuitry, which enables us to natively realize a
wider variety of operations. For example, the proposed design
requires only one array access (unlike two in the case of [48])
to perform bit-wise XOR operations. Second, our design
goes beyond bitwise logic operations and realizes arithmetic
as well as complex vector operations. Third, we propose
architectural extensions (bus and ISA extensions) and data
mapping techniques to enable in-memory computing within
a general-purpose processor system. Finally, we address a key
challenge associated with in-memory computing, viz., reliable
operation under process variations.
A different approach to in-memory computing with spin-
tronic memories [47] uses an extra transistor in each bit-
cell (2T-1R cells), which sacrifices the density benefits of
standard (1T-1R) STT-MRAM, while potentially enabling
more complex functions to be evaluated within the array. In
contrast, our proposal enables in-memory computation within
a standard STT-MRAM array with no changes to the bit-
cells. We note that a concurrent effort [53] has explored bit-
wise AND/OR operations in STT-MRAM. The bit wise XOR
operation cannot be realized atomically using the design pro-
posed in [53]). Furthermore, these efforts restrict themselves
to device and circuit level considerations, and do not address
the architectural challenges of in-memory computing.
III. BACKGROUND
Fig. 2: STT-MRAM bit-cell
An STT-MRAM bit-cell consists of an access transistor and
a magnetic tunnel junction (MTJ), as shown in Figure 2. An
MTJ in turn consists of a pinned layer that has a fixed magnetic
orientation and a free layer whose magnetic orientation can be
switched. The magnetic layers are separated by a tunnelling
oxide. The relative magnetic orientation of the free and pinned
layers determines the resistance offered by the MTJ (the
resistance for the parallel configuration, RP , is lower than
the anti-parallel resistance, RAP ). The two resistance states
encode a bit (we assume that parallel represents logic “1”,
and anti-parallel represents logic “0”). A read operation is
performed by applying a bias (Vread) between the bitline (BL)
and the source line (SL), and enabling the wordline (WL). The
resultant current flowing through the bit-cell (IP or IAP ) is
compared against a global reference to determine the logic
state stored in the bit-cell.
A write is performed by passing a current greater than
the critical switching current of the MTJ through the bit-
cell. The logic value written is dependent on the direction
of the write current as shown in Figure 2. The write operation
in STT-MRAM is stochastic in nature, and the duration and
magnitude of the write current determines the write failure
rate. Apart from write failures, STT-MRAMs are also subject
to read decision failures, where the value stored in a bit-cell is
incorrectly sensed due to process variations, and read disturb
failures where a read operation inadvertently ends up writing
into the bit-cell. These failures are addressed through a range
of techniques including device and circuit optimization, man-
ufacturing test and self-repair, and error correcting codes [12],
[13], [15], [16]. Apart from write/read failures, memories may
also have failures due to thermal noise, which causes stochastic
flipping in the bit-cells. However, such failures are negligible
in STT-MRAM due to the high energy barrier between the
two resistance states.
IV. STT-MRAM BASED COMPUTE-IN-MEMORY
(STT-CIM)
In this section, we describe STT-MRAM based Compute-in-
Memory (STT-CiM), a design for in-memory computing using
standard STT-MRAM arrays.
A. STT-CiM overview
Fig. 3: STT-CiM: Principle of operation
The key idea behind STT-CiM is to enable multiple word-
lines simultaneously in an STT-MRAM array, leading to
multiple bit-cells being connected to each bitline. With en-
hancements that we propose to the sensing and reference
generation circuitry, we can directly compute logic functions
of the enabled words. Note that such an operation is feasible
in STT-MRAMs since the bit-cells are resistive, and since the
4write currents are typically much higher than read currents.
In contrast, enabling multiple wordlines in SRAM can lead to
short-circuit paths through the memory array, leading to loss
of data stored in the bit-cells.
Figure 3 explains the principle of operation of STT-CiM.
First, consider the resistive equivalent circuit of a single STT-
MRAM bit-cell shown in Figure 3(a). Rt represents the on-
resistance of the access transistor and Ri the resistance of the
MTJ. When a voltage Vread is applied between the bitline (BL)
and the source line (SL), the net current Ii flowing through
the bit-cell can take two possible values depending on the
MTJ configuration, as shown in Figure 3(b). A read operation
involves using a sensing mechanism to distinguish between
these two current values.
Figure 3(c) demonstrates a Compute-in-Memory (CiM)
operation, where two wordlines (WLi and WLj) are enabled,
and a voltage bias (Vread) is applied to the bitline. The
resultant current flowing through the SL (denoted ISL) is a
summation of the currents flowing through each of the bit-
cells (Ii and Ij), which in turn depends on the logic states
stored in these bit-cells. The possible values of ISL are shown
in Figure 3(d). We propose enhanced sensing mechanisms to
distinguish between these values and thereby compute logic
functions of the values stored in the enabled bit-cells. We
discuss the details of these operations in turn below.
Fig. 4: STT-CiM sensing schemes
Bitwise OR (NOR). In order to realize logic OR and NOR
operations, we use the sensing scheme shown in Figure 4(a),
where ISL is connected to the positive input of the sense
amplifier and a reference current Iref−or is fed to its negative
input. We choose Iref−or to be between IAP−AP and IAP−P ,
as shown in Figure 4(c). As a result, among the possible
values of ISL [Figure 3(d)], only ISL = IAP−AP is less than
Iref−or. Consequently, only the case where both bit-cells are
in the AP configuration, i.e., both store “0”, leads to an output
of logic “0” (“1”) at the positive (negative) output of the
sense amplifier, while all other cases lead to logic “1” (“0”).
Thus, the positive and negative outputs of the sense amplifier
evaluate the logic OR and NOR of the values stored in the
enabled bit-cells.
Bitwise AND (NAND). A bitwise AND (NAND) operation is
realized at the positive (negative) terminal of the sense ampli-
fier by using the sensing scheme shown in Figure 4(b). Note
that in this scheme, a different reference current (Iref−and) is
fed to the sense amplifier.
Bitwise XOR. A bitwise XOR operation is realized when the
two sensing schemes shown in Figure 4 are used in tandem,
and OAND and ONOR are fed to a CMOS NOR gate. In other
words, OXOR = OAND NOR ONOR.
Table I summarizes the logic operations achieved using the
two sensing schemes discussed above. Note that, all the logic
operations described above are symmetric in nature, and hence
it is not necessary to distinguish between the cases where the
two bit-cells connected to a bitline store “10” and “01”.
TABLE I: Possible outputs of various sensing schemes
ISL OOR ONOR OAND ONAND OXOR
IAP−AP 0 1 0 1 0
IAP−P 1 0 0 1 1
IP−AP 1 0 0 1 1
IP−P 1 0 1 0 0
ADD Operation. An ADD operation is realized by leveraging
the ability to concurrently perform multiple bitwise logical
operations, as illustrated in Figure 5. Suppose An and Bn
(the n-th bits of two words, A and B) are stored in two
different bit-cells of the same column within an STT-CiM
array. Suppose that we wish to compute the full-adder logic
function (n-th stage of an adder that adds words A and B). As
shown in Figure 5, Sn (the sum) and Cn (the carry out) can be
computed using An XOR Bn and An AND Bn, in addition
to Cn−1 (carry input from the previous stage). Figure 5 also
expresses the ADD operation in terms of the outputs of bitwise
operations, OAND and OXOR. Three additional logic gates
are required to enable this computation. Note that the sensing
schemes discussed enable us to perform the bitwise XOR and
AND operations simultaneously, thereby performing an ADD
operation with a single array access.
Fig. 5: In-Memory ADD operation
B. STT-CiM array
In this section, we present the array-level design of STT-
CiM using the circuit-level techniques described above. As
shown in Figure 6, the proposed STT-CiM memory array
takes an additional input CiMType that indicates the type
of compute-in-memory operation that needs to be performed
for every memory access. The CiM decoder interprets this
input and generates appropriate control signals to perform
the desired logic operation. In order to enable compute-in-
memory operations, the read peripheral circuits present in each
column (sensing circuit and global reference generation circuit
in Figure 6) are enhanced, while the core data array remains
the same as in standard STT-MRAM. The address (row)
decoder needs to enable multiple wordlines for CiM opera-
tions. Specifically, we utilize two address decoders, with each
decoding the corresponding input address. The corresponding
outputs of the decoders are OR-ed and connected to each
5Fig. 6: STT-CiM array structure
wordline. This configuration allows any of the two decoders
to activate random WL locations. While the row decoder
overhead is roughly doubled, it represents a small fraction
of total area and power for configurations involving large
arrays (1.8% in our evaluation). The write peripheral circuits
are unchanged, as write operations are identical to standard
STT-MRAM. We next describe enhancements to sensing and
reference generation circuits to enable CiM operations.
Sensing circuitry. Figure 6 shows the sensing circuit enhanced
to support all the logic operations discussed in Section IV-A.
It consists of two sense amplifiers, a CMOS NOR gate,
three multiplexers and three additional logic gates for the
ADD operation. We note that the area and power overheads
associated with these enhancements are minimal since the
sensing circuit constitutes a small fraction of the total memory
area/power. As shown in the figure, the reference currents
(Irefl, Irefr) produced by the global reference generation
circuit are fed to the two sense amplifiers in order to realize the
sensing schemes discussed in Section IV-A. The three MUX
control signals (sel0, sel1, sel2) are generated by the CiM
decoder to select the desired compute-in-memory operation.
TABLE II: STT-CIM operations control signals
Operation rwl0 rwl1 rwl2 rwr0 rwr1 rwr2 sel0 sel1 sel2
READ 1 0 0 0 0 0 1 1 x
NOT 0 0 0 1 0 0 0 1 x
AND 1 0 1 0 0 0 1 1 x
OR 1 1 0 0 0 0 1 1 x
NAND 0 0 0 1 0 1 0 1 x
NOR 0 0 0 1 1 0 0 1 x
XOR 1 1 0 1 0 1 0 0 1
ADD 1 1 0 1 0 1 0 0 0
Reference generation. Figure 6 illustrates the modified ref-
erence generation circuit used to produce the additional ref-
erence currents necessary for the proposed sensing schemes.
It includes two reference stacks, one for each of the two
sense amplifiers in the sensing circuit. Each stack consists of
three bit-cells programmed to offer resistances RP , RAP and
RREF , respectively. RREF 2 represents the fixed resistance
reference MTJ used in a standard STT-MRAM to perform
read operations. The CiM decoder generates control signals
(rwl0, rwl1, .... rwr1, rwr2) that enable a subset of these bit-
cells in the reference stacks, which in turn produces the desired
reference currents. Table II presents the values of these control
signals so as to achieve the required reference currents.
The STT-CiM array can perform both regular memory
operations and a range of CiM operations. The normal read
operation is performed by enabling a single wordline and
setting sel0, sel1, and rwl0 to logic ’1’. On the other hand,
a CiM operation is performed by enabling two wordlines and
setting CiMType to the appropriate value, which results in
computing the desired function of the enabled words. The
control signal values for a read operation as well as CiM
operations are shown in Table II.
C. CiM operation under process-variations
The STT-CiM array suffers from the same failure mecha-
nisms (read disturb failures, read decision failures and write
failures) that are observed in standard STT-MRAM. In this
section, we compare the failure rates in STT-CiM and standard
STT-MRAM. Normal read/write operations in STT-CiM have
the same failure rate as in a standard STT-MRAM, since
the read/write mechanisms are identical. However, CiM op-
erations differ in their failure rates, since the currents that
flow through each bit-cell differ when enabling two wordlines
simultaneously. In order to analyze the read disturb and read
decision failures under process variations for CiM operations,
we performed a Monte-carlo circuit-level simulation on 1
million samples considering variations in MTJ oxide thickness
2RAP > RREF > RP
6(σ/µ = 2 %), transistor VT (σ/µ = 5%), and MTJ cross
sectional area (σ/µ = 5%) [12]. Figure 7 shows the probability
density distribution of the possible currents obtained during
read and CiM operations on these 1 million samples.
CiM disturb failures. As shown in Figure 7, the overall
current flowing through the source line is slightly higher in
case of a CiM operation as compared to a normal read.
However this increased current is divided between the two
parallel paths, and consequently the net read current flowing
through each bit-cell (MTJ) is reduced. Hence, the read disturb
failure rate is lower for CiM operations than for normal read
operations.
CiM decision failures. The net current flowing through the
source line (ISL) in case of a CiM operation can have 3
possible values, i.e., IP−P , IAP−P (IP−AP ), IAP−AP . A
read decision failure occurs during a CiM operation when the
current IP−P is interpreted as IAP−P (or vice versa), or when
IAP−AP is inferred as IAP−P (or vice versa). In contrast
to normal reads, CiM operations have two read margins —
one between IP−P and IAP−P and another between IAP−P
and IAP−AP [Figure 7(b)]. Our simulation results show that
the read margins for CiM operations are lower as compared
to normal reads, therefore they are more prone to decision
failures. Moreover, the read margins in CiM operations are
unequal 3. Thus, we have more failures arising due to the
read margin between IP−P and IAP−P .
Fig. 7: Probability density distribution of ISL under process
variations during read and CiM operations
ECC for STT-CiM. In order to mitigate these failures
in STT-MRAM, various ECC schemes have been previ-
ously explored [12]–[14]. We show that ECC techniques that
provide single error correction and double error detection
(SECDED) and double error correction and triple error detec-
tion (DECTED) can be used to address the decision failures in
CiM operations as well. This is feasible because the codeword
properties for most ECC codes are retained for a CiM XOR
operation. Figure 8 shows the codeword retention property of a
3Although resistances may be equally separated, the currents are not since
they depend inversely on resistance.
CiM XOR operation using a simple Hamming code. As shown
in the figure, word1 and word2 are augmented with ECC
bits (p1, p2, p3) and stored in memory as InMemW1 and
InMemW2 respectively. A CiM XOR operation performed
on these stored words (InMemW1, InMemW2) results in
the ECC codeword for word1 XOR word2, therefore the
codewords are preserved for CiM XORs. We leverage this
codeword retention property of CiM XORs to detect and
correct errors in all CiM operations. This is enabled by the
fact that STT-CiM always computes bitwise XOR (CiM XOR)
irrespective of the CiM operation that is being performed.
We demonstrate the proposed error detection and correction
mechanism for CiM operations in Figure 9. Let us assume
that data bit d1 suffers from a decision failure during CiM
operations, as shown in the figure. As a result, the combination
of logic 1 and 1 in the two bit-cells (IP−P ) is inferred as
logic 1 and 0 (IAP−P ), leading to erroneous CiM outputs.
An error detection logic operating on the CiM XOR output
(Figure 9) detects an error in the d1 data bit. This error can
be corrected directly for a CiM XOR operation by simply
flipping the erroneous bit. For other CiM operations, we
perform two conventional reads on words InMemW1 and
InMemW2, and correct the erroneous bits by recomputing
them using an error detection and correction unit (discussed
in section V). Note that such corrections lead to overheads, as
we need to access memory array 3 times (compared to 2 times
in STT-MRAM). However, our variation analysis shows that
error corrections on CiM operations are infrequent, leading to
overall improvements.
Fig. 8: Codeword retention property of CIM XOR
Fig. 9: Error detection and correction for CiM operations
ECC design methodology. We use the methodology employed
in [12] to determine ECC requirements for both the baseline
STT-MRAM and the proposed STT-CiM design. The approach
uses circuit level simulations to determine the bit-level error
probability, which is then used to estimate the array level yield.
Moreover, the ECC scheme is selected based on the target
yield requirement. Our simulation shows that 1 bit failure
probability of normal reads and CiM operations are 4.2x10−8
and 6x10−5 respectively. With these obtained bit-level failure
rates and assuming a target yield of 99%, the ECC requirement
for 1MB STT-MRAM is single error correction and double
error detection (SECDED), whereas for 1MB STT-CiM is
7three error correction and four error detection (3EC4ED). Note
that the overheads of the ECC schemes [12], [65] are fully
considered and reflected in our experimental results. Moreover,
our simulation shows that the probability of CiM operations
having errors is at most 0.1, i.e., no more than 1 in 10 CiM
operations will have an error. Errors on all CiM operatons are
detected by using 3EC4ED code on the XOR output. Detected
errors are directly corrected for CiM XORs using the 3EC4ED
code, and by reverting to near-memory computation for other
CiM operations.
Apart from ECC schemes, STT-CiM can also leverage
various reliability improvement techniques proposed for STT-
MRAMS [27]–[30]. Further, recent efforts [27], [28] that
increase the Tunneling Magneto Resistance (TMR) of the
MTJ and improve sensing margins will reduce read failure in
CiM operations as well. These techniques can be used along
with ECC to cost-effectively mitigate failures in STT-CiM
operations.
V. STT-CIM ARCHITECTURE
In order to evaluate the application-level benefits of STT-
CiM, we integrate it as a scratchpad memory within the
memory hierarchy of a programmable processor [58]. This
section describes architectural enhancements for STT-CiM and
hardware/software optimizations to increase its efficiency.
A. Optimizations for STT-CiM
In order to further the efficiency improvements obtained by
STT-CiM, we propose additional optimizations.
Vector CiM operations. Modern computing workloads ex-
hibit significant data parallelism. To further enhance the effi-
ciency of STT-CiM for data-parallel computations, we intro-
duce Vector Compute-in-Memory (VCiM) operations. The key
idea behind VCiM operations is to perform CiM operations on
all the elements of a vector concurrently. Figure 10 shows
how the internal memory bandwidth (32xN bits) can be
significantly larger than the limited I/O bandwidth (32 bits)
visible to the processor. We exploit the memory’s internal
bandwidth to perform vector operations (N words wide) within
STT-CiM.
Fig. 10: STT-CiM supporting In-memory vector operation
Note that the data resulting from a vector operation may also
be a vector, and hence transferring it back to the processor
is subject to the limited I/O bandwidth. To address this
issue, we observe that vector operatons are often followed
by reduction operations. For example, a vector dot-product
involves element-wise multiplication of two vectors followed
by a summation (reduction) of the resulting vector of products
to produce a scalar value. Based on this observation, we
introduce a Reduce Unit (RU) before the column multiplexer,
as shown in Figure 10. The RU takes an array of data elements
as inputs and reduces it to a single data element. The RU
can support various reduction operations such as summation,
Euclidean distance, L1 and L2 norm, zero-comparision, etc., of
which two are described in Table III. Consider the computation
of
∑N
i=1A[i]+B[i], where arrays A and B are stored in rows
i and j respectively (shown in Figure 10). To compute the
desired function using a VCiM operation, we activate rows i
and j simultaneously, and configure the sensing circuitry to
perform an ADD operation and the RU to perform accumu-
lation of the resulting output. Note that the summation would
require 2N memory accesses in a conventional memory. With
scalar CiM operations, it would require N memory accesses.
With the proposed VCiM operations, only a single memory
access is required.
The overheads of the RU depend on two factors: (i) the
number of different reduction operations supported, and (ii)
the maximum vector length allowed (can be between 2 to N
words). To limit the overheads, we restrict our design to vector
lengths of 4 and 8.
Error Detection and Correction. To enable correction of
erroneous bits for CiM operations, we introduce an Error
Detection and Correction (EDC) unit that implements the
3EC4ED ECC scheme. The EDC unit checks for errors using
the CiM XOR output (recall that the XOR is evaluated along
with all CiM operations) and signals the controller (shown in
Figure 10) upon detection of erroneous computations. Upon
receiving this error detection signal, the controller performs
the required corrective actions.
TABLE III: Examples of reduction operations
Type Function
RuOut = f (IN1, IN2,...,INN )
Summation RuOut=IN1 + IN2+ .. + INN
Zero-Compare RuOut[k] = (INk == 0) ? 0 : 1
B. Architectural Extensions for STT-CiM
To integrate STT-CiM in a programmable processor based
system, we propose the following architectural enhancements.
ISA extension. We extend the ISA of a programmable proces-
sor to support CiM operations. To this end, we introduce a set
of new instructions in the ISA (CiMXOR, CiMNOT,CiMAND,
CiMADD ...) that are used to invoke the different types of
operations that can be performed in the STT-CiM array. In a
load instruction, the requested address is sent to the memory,
and the memory returns the data stored at the addressed
location. However, in the case of a CiM instruction, the
processor is required to provide addresses of two memory
8locations instead of a single one, and the memory operates
on the two data values to return the final output.
Format: Opcode Reg1 Reg2 Reg3
Example: CiMXOR RADDR1 RADDR2 RDEST
(1)
Equation 1 shows the format of a CiM instruction with an
example. As shown, both the addresses required to perform
CiMXOR operations are provided through registers. The for-
mat is similar to a regular arithmetic instruction that accesses
two register values, performs the computation, and stores the
result back in a register.
Program transformation. To exploit the proposed CiM in-
structions at the application-level, an assembly-level program
transformation is performed, wherein specific sequences of
instructions in the compiled program are mapped to suitable
CiM instructions in the ISA. Figure 11 shows an example
transformation where two load instructions followed by an
XOR instruction are mapped to a single CiMXOR instruction.
Fig. 11: Program transformation for CiMXOR
Bus and interface support. In a programmable processor
based system, the processor and the memory communicate
via a system bus or on-chip network 4. This makes it essential
to analyze the impact of CiM operations on the bus and
the corresponding bus interface. As discussed above, a CiM
operation is similar to a load instruction with the key difference
that it sends two addresses to the memory. Conventional
system buses only allow sending a single address onto the bus
via the address channel. In order to send the second address
for CiM operations, we utilize the unused writedata channel
of the system bus, which is unutilized during a CiM operation.
Besides the two addresses, the processor also sends the type
of CiM operation (CIMType) that needs to be performed. Note
that it may be possible to overlay the CIMType signal onto
the existing bus control signals; however, such optimizations
strongly depend on the specifics of the bus protocol being
used. In our design, we assume that 3 control bits are added
to the bus to carry CIMType, and account for the resulting
overheads in our experiments.
C. Data Mapping
In order to perform a CiM instruction, the locations of its
operands in memory must satisfy certain constraints. Let us
consider a memory organization consisting of several banks
where each bank is an array that contains rows and columns.
In this case, a CiM operation can be performed on two data
elements only if they satisfy three key criteria: (i) they are
stored in the same bank, (ii) they are mapped to different
rows, and (iii) they are stored in the same set of columns.
Consequently, a suitable data placement technique is re-
quired that maximizes the use of CiM operations. We observe
4While we consider the case of a shared bus for illustration, the same
enhancements can be applied to more complex interconnect networks.
that the target applications for STT-CiM have well-defined
computation patterns, facilitating such a data placement. Fig-
ure 12 shows three general computation patterns. We next
discuss these compute patterns and the corresponding data
placement techniques.
Type I. This pattern, shown in the top row of Figure 12,
involves element-to-element operations (OPs) between two
arrays, e.g., A and B. In order to effectively utilize STT-
CiM for this compute pattern, we utilize the array alignment
technique (shown in Figure 12(a)) that ensures alignment of
elements A[i] and B[i] of arrays A and B for any value of
i. This enables the conversion of operation A[i] OP B[i] into
a CiM operation. An extension to this technique is the row-
interleaved placement shown in Figure 12(b). This technique
is applicable to larger data structures that do not fully reside
in same memory bank. It ensures that the corresponding
elements, i.e., A[i] and B[i], are mapped to the same bank
for any value of i, and satisfy the alignment criteria for a CiM
operation.
Fig. 12: Data mapping for various computation patterns
Type II. This pattern, shown in the middle row of Figure 12,
involves a nested loop in which the inner loop iteration consists
of a single element of array A being operated with several
elements of array B. For this one-to-many compute pattern,
we introduce a spare row technique for data alignment. In
this technique, a spare row is reserved in each memory bank to
store copies of an element of A. As shown in Figure 12(c), in
the kth iteration of the outer for-loop, a special write operation
is used to fill the spare rows in all banks with A[k]. This results
in each element of array B becoming aligned with a copy of
A[k], thereby allowing CiM operations to be performed on
them. Note that the special write operation introduces energy
and performance overheads, but this overhead is amortized
over all inner loop iterations, and is observed to be quite
insignificant in our evaluations.
Type III. In this pattern, shown in the bottom row of
Figure 12, operations are performed on an element drawn
from a small array A and an element from a much larger
array B. The elements are selected arbitrarily, i.e., without
any predictable pattern. For example, consider when a small
9sequence of characters needs to be searched within a much
larger input string. For this pattern, we propose a column
replication technique to enable CiM operations, as shown in
Figure 12(d). In this technique, a single element of the small
array A is replicated across columns to fill an entire row. This
ensures that each element of A is aligned with every element
of B, enabling a CiM operation to be utilized. Note that the
initial overhead due to data replication is very small, as it pales
in comparison to the number of memory accesses to the larger
array.
VI. EXPERIMENTAL METHODOLOGY
In this section, we discuss the device-to-architecture simula-
tion framework (Figure 13) and application benchmarks used
to evaluate the performance and energy benefits of STT-CiM
at the array-level and system-level.
Fig. 13: STT-CiM device-to-architecture evaluation
framework
Fig. 14: System level integration of STT-CiM
Device/Circuit modeling. We first characterize the bit-cells
using SPICE-compatible MTJ models that are based on self-
consistent solution of Landau-Lifshitz-Gilbert (LLG) mag-
netization dynamics and Non-Equilibrium-Green’s Function
(NEGF) electron transport [66]. Table IV shows the MTJ
device parameters [67] used in our experiments. Using 45nm
bulk CMOS technology and the MTJ models, the memory
array along with the associated peripherals and extracted
parasitics was simulated in SPICE for read, write and CiM
operations to obtain array-level timing and energy characteris-
tics. The obtained characteristics were then used as technology
parameters in a modified version of CACTI [68] that is capable
of estimating system-level properties for a spin-based memory.
The variation analysis to compute failure rates was performed
considering variations in MTJ oxide thickness (σ/µ = 2 %),
transistor VT (σ/µ = 5%), and MTJ cross sectional area (σ/µ
= 5%).
System level simulation. We evaluated STT-CiM as a 1MB
scratchpad for an Intel Nios II processor [58]. Figure 14 shows
the integration of STT-CiM in the memory hierarchy of the
programmable processor. In order to expose the STT-CiM
operations to software, we extended the Nios II processor’s
instruction set with custom instructions. The Avalon on-chip
bus was also extended to support CiM operations. Cycle-
accurate RTL simulation was used to obtain the execution
time and the memory access traces for various benchmarks.
These traces along with the energy results obtained through the
modified CACTI tool were used to estimate the total memory
energy.
Benchmark applications. We evaluate STT-CiM on a suite of
twelve algorithms drawn from various applications (Table V).
TABLE IV: Device parameters
Material System Ta/CoFeB/MgO
MTJ Type PMA
Saturation Magnetization(MS ) 1.58T
Damping Factor, (α) 0.028
Polarization 0.62
Interface Anisotropy 1.3mJ/m2
MTJ Dimension 40nm x 40nm x 1.32nm
Oxide Thickness (tox) 1.1nm
Energy Barrier 65KT
T 300K
RA Product 18ohm-µm2
TMR 124%
CMOS Technology 45nm Bulk CMOS
Assumed Variation (σ/µ) tox = 2%, MTJ Area = 5%
transistor VT =5%
TABLE V: Benchmark applications
VII. RESULTS
In this section, we first present an array-level analysis of STT-
CiM and then quantify its benefits through system-level energy
and performance evaluation.
A. Array-level analysis
Energy. The second and third bars in Figure 16 show the
energy consumed by a standard read operation and a rep-
resentative CiM operation (CiMXOR) in a 1MB STT-CiM
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Fig. 15: Application-level memory energy
array. Each bar shows the energy breakdown into the major
components, i.e., peripheral circuitry (PeriphCkt), wordline
(WordL), bitline (BitL), reference generation circuitry (REF),
sense amplifier (SenseA), and error correction circuitry (ECC).
For comparison, we provide the read energy for an STT-
MRAM array of the same capacity (first bar in Figure 16)
and all energy numbers are normalized to this value. A normal
read operation in STT-CiM incurs an energy overhead of about
4.4%, which arises primarily due to the extra peripheral cir-
cuits (PeriphCkt) and stronger ECC. STT-CiM uses a 3EC4ED
ECC scheme (as compared to SECDED in the baseline STT-
MRAM), which accounts for about 3% of the 4.4% energy
overhead. The CiMXOR operation consumes higher energy
than a standard read operation mainly due to the charging of
multiple wordlines and a slightly higher source line current.
However, since a CiM operation replaces two normal read
operations, we also present the energy required for two reads
in a standard STT-MRAM (last bar in Figure 16). Note that
an array-level comparison greatly understates the benefits of
STT-CiM, since it does not consider the system-level impact
of reduced data transfers between the processor and memory
(system-level evaluation is presented in the next subsection).
Nevertheless, it is worth noting that even at the array level,
STT-CiM consumes 34.2% less energy than STT-MRAM. The
benefits mainly arise from a lower bitline dynamic energy
(BitL), since only a single access to the memory array is
required for STT-CiM.
Fig. 16: Array-level energy evaluation of STT-CiM
Area and access time. Figure 17 shows the area breakdown
for two STT-CiM designs that support vector operations of
length 4 (VEC4) and 8 (VEC8). As compared to the STT-
MRAM baseline, the area overheads for VEC4 and VEC8
are 14.2% and 16.6%, respectively. As shown in Figure 17,
Peripheral circuits, ECC storage and ECC Logic are the causes
of area overheads (5%, 3.6% and 3.2% respectively). Periph-
eral circuits include the enhanced address decoder (1.8%),
sense amplifier (0.9%), and reduce unit (2.3%). Note that the
total area is still dominated by the core array, which remains
unchanged. Finally, the access time overhead for STT-CiM
was found to be only ∼0.8%, because the wordline and bitline
delays dominate the total memory access latency.
Fig. 17: Array-level area evaluation of STT-CiM
B. Application-level memory energy
We next present the system level memory energy benefits of
using STT-CiM in the programmable processor based system
described in Figure 14. We evaluated the total memory energy
consumed by STT-CiM across the application benchmarks,
and compared it with a baseline design that uses standard STT-
MRAM. Figure 15 shows the breakdown of different energy
components, viz. Read, Write and CiM, that contribute to the
overall memory energy in both the STT-MRAM and proposed
STT-CiM designs. In addition, it also shows the energy
overheads due to near memory corrections (NMCorrections)
on failing CiM operations. The total memory energy for an
application is normalized to the memory energy consumed by
the baseline design. For the proposed STT-CiM design, we
evaluated a version without vector operations (STT-CiM), and
two versions with vector lengths of 4 and 8 (STT-CiM+VEC4
and STT-CiM+VEC8, respectively). Across all benchmarks,
we observe 1.26x, 2.77x and 3.83x average improvement in
energy for STT-CiM, STT-CiM+VEC4 and STT-CiM+VEC8,
respectively.
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Fig. 18: Application-level system performance
To provide further insights into the energy benefits, Fig-
ure 19 presents a breakdown for memory accesses made by
each application into 3 categories — writes, reads that cannot
be converted into CiM operations (CiM non-convertible reads
or CNC-Reads), and CiM convertible reads (CC-Reads). We
see that applications where CC-Reads dominate the total mem-
ory accesses (KMP, BLIT, GLVQ, KMEANS, OCR, IMGSEG,
MLP, SVM in Figure 19) experience higher energy benefits
from STT-CiM (Figure 15). Among these applications, those
that benefit from vectorization achieve the highest savings
(GLVQ, KMEANS, OCR, MLP, SVM). Applications with
relatively fewer CC-Reads or more frequent writes (AHC,
LCS, RC4, EDIST) exhibit relatively lower energy savings.
CNC-Reads and writes are not benefited by STT-CiM, and
writes in particular consume significantly (∼3x) higher energy
than reads. The energy overheads due to additional writes
incurred for data alignment in Type II and Type III compute
patterns was observed to be 0.8% and 0.3%, respectively.
Fig. 19: Memory access breakdown
C. System-level performance
Figure 18 shows the speedup for the Nios II processor
system integrated with STT-CiM across various applications.
The speedup shown in the figure is with respect to the baseline
design, i.e., the processor system integrated with a standard
STT-MRAM based memory. As discussed in Section V-B,
CiM lowers the total number of memory accesses as well
as the number of instructions executed, which leads to per-
formance benefits at the system level. Overall, for STT-CiM
without vector operations, we observe performance benefits
ranging from 1.07X to 1.36X. With vector operations, the
average speedup increased to 3.25x and 3.93x for vector
lengths of 4 and 8, respectively. Comparing Figures 19 and 18,
we see that the factors that indicate higher energy savings
for an application (large fraction of memory accesses are CC-
Reads, opportunities for vectorization exist) are also predictive
of higher performance improvements.
In order to demonstrate the performance sensitivity to
memory latency, we vary the memory latency and evaluate
the execution time for each application. Figure 20 shows
the results of this sensitivity analysis. On the Y-axis, we
have the speedup of STT-CiM over STT-MRAM, and on
the X-axis the memory latency. We observe that STT-CiM
yields higher performance benefits at higher memory latency.
This is attributed to the fact that the reduced number of
memory accesses for STT-CiM has a larger impact on system
performance. On an average, we achieve 1.13x speedup for a
memory latency of 1 cycle, and 1.26x speedup for a memory
latency of 16 cycles, thereby illustrating the effectiveness of
the proposed approach.
Fig. 20: Performance sensitivity to memory latency
VIII. CONCLUSION
STT-MRAM is a promising candidate for future on-chip
memories. In this work, we proposed STT-CiM, an enhanced
STT-MRAM that can perform a range of arithmetic, logic
and vector compute-in-memory operations. We addressed a
key challenge associated with these in-memory operations,
i.e. reliable computation under process variations. We utilized
the proposed design (STT-CiM) as a scratchpad in the mem-
ory hierarchy of a programmable processor, and introduced
ISA extensions and on-chip bus enhancements to support in-
memory computations. We proposed architectural optimiza-
tions and data mapping techniques to enhance the efficiency of
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STT-CiM. A device-to-architecture simulation framework was
used to evaluate the benefits of STT-CiM. Our experiments
indicate that STT-CiM achieves substantial improvements in
energy and performance, and shows considerable promise in
alleviating the processor-memory gap.
REFERENCES
[1] http://www.everspin.com/ .
[2] Dmytro Apalkov, Alexey Khvalkovskiy, Steven Watts, Vladimir Nikitin,
Xueti Tang, Daniel Lottis, Kiseok Moon, Xiao Luo, Eugene Chen,
Adrian Ong, Alexander Driskill-Smith, and Mohamad Krounbi. Spin-
transfer Torque Magnetic Random Access Memory (STT-MRAM). J.
Emerg. Technol. Comput. Syst., 9(2):13:1–13:35, May 2013.
[3] http://www.avalanche-technology.com/ .
[4] A. Jog, A. K. Mishra, C. Xu, Y. Xie, V. Narayanan, R. Iyer, and C. R.
Das. Cache revive: Architecting volatile STT-RAM caches for enhanced
performance in CMPs. In Design Automation Conference (DAC), 2012
49th ACM/EDAC/IEEE, pages 243–252, June 2012.
[5] Ping Zhou, Bo Zhao, Jun Yang, and Youtao Zhang. Energy Reduction
for STT-RAM Using Early Write Termination. In Proceedings of the
2009 International Conference on Computer-Aided Design, ICCAD ’09,
pages 264–268, November 2009.
[6] S. Chatterjee, M. Rasquinha, S. Yalamanchili, and S. Mukhopadhyay. A
Scalable Design Methodology for Energy Minimization of STTRAM: A
Circuit and Architecture Perspective. IEEE Transactions on Very Large
Scale Integration (VLSI) Systems, 19(5):809–817, May 2011.
[7] Yusung Kim, Sumeet Kumar Gupta, Sang Phill Park, Georgios
Panagopoulos, and Kaushik Roy. Write-optimized Reliable Design of
STT MRAM. In Proceedings of the 2012 ACM/IEEE International
Symposium on Low Power Electronics and Design, ISLPED ’12, pages
3–8, New York, NY, USA, 2012. ACM.
[8] H. Noguchi, K. Ikegami, K. Kushida, K. Abe, S. Itai, S. Takaya,
N. Shimomura, J. Ito, A. Kawasumi, H. Hara, and S. Fujita. 7.5 A
3.3ns-access-time 71.2 uW/MHz 1Mb embedded STT-MRAM using
physically eliminated read-disturb scheme and normally-off memory
architecture. In 2015 IEEE International Solid-State Circuits Conference
- (ISSCC) Digest of Technical Papers, pages 1–3, Feb 2015.
[9] Sang Phill Park, Sumeet Gupta, Niladri Mojumder, Anand Raghunathan,
and Kaushik Roy. Future cache design using STT MRAMs for improved
energy efficiency: Devices, circuits and architecture. In Proceedings of
the Design Automation Conference, pages 492–497, June 2012.
[10] C. W. Smullen, V. Mohan, A. Nigam, S. Gurumurthi, and M. R. Stan.
Relaxing non-volatility for fast and energy-efficient STT-RAM caches.
In Proceedings of the International Symposium on High Performance
Computer Architecture, pages 50 –61, February 2011.
[11] W. Xu, H. Sun, X. Wang, Y. Chen, and T. Zhang. Design of Last-
Level On-Chip Cache Using Spin-Torque Transfer RAM (STT RAM).
IEEE Transactions on Very Large Scale Integration (VLSI) Systems,
19(3):483–493, March 2011.
[12] K. W. Kwon, X. Fong, P. Wijesinghe, P. Panda, and
K. Roy. High-Density and Robust STT-MRAM Array Through
Device/Circuit/Architecture Interactions. IEEE Transactions on
Nanotechnology, 14(6):1024–1034, Nov 2015.
[13] B. Del Bel, J. Kim, C. H. Kim, and S. S. Sapatnekar. Improving
STT-MRAM density through multibit error correction. In 2014 Design,
Automation Test in Europe Conference Exhibition (DATE), pages 1–6,
March 2014.
[14] Wang Kang, WeiSheng Zhao, Zhaohao Wang, Yue Zhang, Jacques-
Olivier Klein, Youguang Zhang, Claude Chappert, and Dafine´ Rav-
elosona. A low-cost built-in error correction circuit design for
STT-MRAM reliability improvement. Microelectronics Reliability,
53(9):1224–1229, 2013.
[15] Wang Kang, Liuyang Zhang, Weisheng Zhao, J.-O. Klein, Youguang
Zhang, D. Ravelosona, and C. Chappert. Yield and Reliability Improve-
ment Techniques for Emerging Nonvolatile STT-MRAM. Emerging and
Selected Topics in Circuits and Systems, IEEE Journal on, 5(1):28–39,
March 2015.
[16] Xuanyao Fong, Yusung Kim, S.H. Choday, and K. Roy. Failure
Mitigation Techniques for 1T-1MTJ Spin-Transfer Torque MRAM Bit-
cells. IEEE Trans. VLSI Systems, 22(2):384–395, Feb 2014.
[17] G. S. Kar, W. Kim, T. Tahmasebi, J. Swerts, S. Mertens, N. Heylen,
and T. Min. Co/Ni based p-MTJ stack for sub-20nm high density stand
alone and high performance embedded memory application. In 2014
IEEE International Electron Devices Meeting, pages 19.1.1–19.1.4, Dec
2014.
[18] Ashish Ranjan, Swagath Venkataramani, Xuanyao Fong, Kaushik Roy,
and Anand Raghunathan. Approximate Storage for Energy Efficient
Spintronic Memories. In Proceedings of the 52Nd Annual Design
Automation Conference, DAC ’15, pages 195:1–195:6, New York, NY,
USA, 2015. ACM.
[19] A. K. Mishra, X. Dong, G. Sun, Y. Xie, N. Vijaykrishnan, and C. R. Das.
Architecting on-chip interconnects for stacked 3D STT-RAM caches in
CMPs. In 2011 38th Annual International Symposium on Computer
Architecture (ISCA), pages 69–80, June 2011.
[20] K. Lee and S. H. Kang. Development of Embedded STT-MRAM for
Mobile System-on-Chips. IEEE Transactions on Magnetics, 47(1):131–
136, Jan 2011.
[21] A. Nigam, C. W. Smullen, V. Mohan, E. Chen, S. Gurumurthi, and M. R.
Stan. Delivering on the promise of universal memory for spin-transfer
torque RAM (STT-RAM). In IEEE/ACM International Symposium on
Low Power Electronics and Design, pages 121–126, Aug 2011.
[22] A. Jadidi, M. Arjomand, and H. Sarbazi-Azad. High-endurance and
performance-efficient design of hybrid cache architectures through adap-
tive line replacement. In IEEE/ACM International Symposium on Low
Power Electronics and Design, pages 79–84, Aug 2011.
[23] Y. Zhang, W. Zhao, J. O. Klein, W. Kang, D. Querlioz, C. Chappert,
and D. Ravelosona. Multi-level cell Spin Transfer Torque MRAM based
on stochastic switching. In 2013 13th IEEE International Conference
on Nanotechnology (IEEE-NANO 2013), pages 233–236, Aug 2013.
[24] J. Zhao and Y. Xie. Optimizing bandwidth and power of graphics mem-
ory with hybrid memory technologies and adaptive data migration. In
2012 IEEE/ACM International Conference on Computer-Aided Design
(ICCAD), pages 81–87, Nov 2012.
[25] Wei Xu, Yiran Chen, Xiaobin Wang, and Tong Zhang. Improving
STT MRAM Storage Density Through Smaller-than-worst-case Tran-
sistor Sizing. In Proceedings of the 46th Annual Design Automation
Conference, DAC ’09, pages 87–90, New York, NY, USA, 2009. ACM.
[26] M. Rasquinha, D. Choudhary, S. Chatterjee, S. Mukhopadhyay, and
S. Yalamanchili. An energy efficient cache design using Spin Torque
Transfer (STT) RAM. In 2010 ACM/IEEE International Symposium
on Low-Power Electronics and Design (ISLPED), pages 389–394, Aug
2010.
[27] A. Aziz, N. Shukla, S. Datta, and S. K. Gupta. COAST: Correlated
material assisted STT MRAMs for optimized read operation. In 2015
IEEE/ACM International Symposium on Low Power Electronics and
Design (ISLPED), pages 1–6, July 2015.
[28] S Ikeda, J Hayakawa, Y Ashizawa, YM Lee, K Miura, H Hasegawa,
M Tsunoda, F Matsukura, and H Ohno. Tunnel magnetoresistance of
604% at 300 K by suppression of Ta diffusion in Co Fe B/ Mg O/ Co
Fe B pseudo-spin-valves annealed at high temperature. Applied Physics
Letters, 93(8):082508, 2008.
[29] W. Kang, L. Zhang, J. O. Klein, Y. Zhang, D. Ravelosona, and W. Zhao.
Reconfigurable Codesign of STT-MRAM Under Process Variations in
Deeply Scaled Technology. IEEE Transactions on Electron Devices,
62(6):1769–1777, June 2015.
[30] Niladri N. Mojumder, Xuanyao Fong, Charles Augustine, Sumeet K.
Gupta, Sri Harsha Choday, and Kaushik Roy. Dual Pillar Spin-transfer
Torque MRAMs for Low Power Applications. J. Emerg. Technol.
Comput. Syst., 9(2):14:1–14:17, May 2013.
[31] D. Patterson, T. Anderson, N. Cardwell, R. Fromm, K. Keeton,
C. Kozyrakis, R. Thomas, and K. Yelick. Intelligent ram (IRAM): Chips
that remember and compute. In Solid-State Circuits Conference, 1997.
Digest of Technical Papers. 43rd ISSCC., 1997 IEEE International.
[32] M. Oskin, F. T. Chong, and T. Sherwood. Active Pages: A computation
model for intelligent memory. In Computer Architecture, 1998. Proceed-
ings. The 25th Annual International Symposium on, pages 192–203, Jun
1998.
[33] Erik Riedel, Christos Faloutsos, Garth A Gibson, and David Nagle.
Active disks for large-scale data processing. Computer, 34(6):68–74,
2001.
[34] Jeff Draper, Jacqueline Chame, Mary Hall, Craig Steele, Tim Barrett,
Jeff LaCoss, John Granacki, Jaewook Shin, Chun Chen, Chang Woo
Kang, et al. The architecture of the DIVA processing-in-memory chip.
In Proc. ICS, pages 14–25. ACM, 2002.
13
[35] R. Nair, S. F. Antao, C. Bertolli, P. Bose, J. R. Brunheroto, T. Chen,
C. Y. Cher, C. H. A. Costa, J. Doi, C. Evangelinos, B. M. Fleischer,
T. W. Fox, D. S. Gallo, L. Grinberg, J. A. Gunnels, A. C. Jacob, P. Jacob,
H. M. Jacobson, T. Karkhanis, C. Kim, J. H. Moreno, J. K. O’Brien,
M. Ohmacht, Y. Park, D. A. Prener, B. S. Rosenburg, K. D. Ryu,
O. Sallenave, M. J. Serrano, P. D. M. Siegl, K. Sugavanam, and Z. Sura.
Active memory cube: A processing-in-memory architecture for exascale
systems. IBM Journal of Research and Development, 59(2/3):17:1–
17:14, March 2015.
[36] B. Falsafi, M. Stan, K. Skadron, N. Jayasena, Y. Chen, J. Tao, R. Nair,
J. Moreno, N. Muralimanohar, K. Sankaralingam, and C. Estan. Near-
Memory Data Services. IEEE Micro, 36(1):6–13, Jan 2016.
[37] D. Kim, J. Kung, S. Chai, S. Yalamanchili, and S. Mukhopadhyay.
Neurocube: A Programmable Digital Neuromorphic Architecture with
High-Density 3D Memory. In 2016 ACM/IEEE 43rd Annual Interna-
tional Symposium on Computer Architecture (ISCA), pages 380–392,
June 2016.
[38] A. Farmahini-Farahani, J. H. Ahn, K. Morrow, and N. S. Kim. NDA:
Near-DRAM acceleration architecture leveraging commodity DRAM
devices and standard memory modules. In 2015 IEEE 21st International
Symposium on High Performance Computer Architecture (HPCA), pages
283–295, Feb 2015.
[39] S. H. Pugsley, J. Jestes, H. Zhang, R. Balasubramonian, V. Srinivasan,
A. Buyuktosunoglu, A. Davis, and F. Li. NDC: Analyzing the impact of
3D-stacked memory+logic devices on MapReduce workloads. In 2014
IEEE International Symposium on Performance Analysis of Systems and
Software (ISPASS), pages 190–200, March 2014.
[40] Dongping Zhang, Nuwan Jayasena, Alexander Lyashevsky, Joseph L.
Greathouse, Lifan Xu, and Michael Ignatowski. TOP-PIM: Throughput-
oriented Programmable Processing in Memory. In Proceedings of
the 23rd International Symposium on High-performance Parallel and
Distributed Computing, HPDC ’14, pages 85–98, New York, NY, USA,
2014. ACM.
[41] J. Ahn, S. Yoo, O. Mutlu, and K. Choi. PIM-enabled instructions:
A low-overhead, locality-aware processing-in-memory architecture. In
2015 ACM/IEEE 42nd Annual International Symposium on Computer
Architecture (ISCA), pages 336–348, June 2015.
[42] Q. Zhu, K. Vaidyanathan, O. Shacham, M. Horowitz, L. Pileggi, and
F. Franchetti. Design automation framework for application-specific
logic-in-memory blocks. In 2012 IEEE 23rd International Conference
on Application-Specific Systems, Architectures and Processors, pages
125–132, July 2012.
[43] J. T. Pawlowski. Hybrid memory cube (HMC). In Hot Chips, volume 23,
2011.
[44] D. Lee et al. 25.2 A 1.2 V 8Gb 8-channel 128GB/s high-bandwidth
memory (HBM) stacked DRAM with effective microbump I/O test
methods using 29nm process and TSV. In Proc. ISSCC, pages 432–
433. IEEE, 2014.
[45] Kostas Pagiamtzis and Ali Sheikholeslami. Content-addressable memory
(CAM) circuits and architectures: A tutorial and survey. IEEE Journal
of Solid-State Circuits, 41(3):712–727, March 2006.
[46] M. Kang, M. S. Keel, N. R. Shanbhag, S. Eilert, and K. Curewitz.
An energy-efficient VLSI architecture for pattern recognition via deep
embedding of computation in SRAM. In 2014 IEEE International
Conference on Acoustics, Speech and Signal Processing (ICASSP), pages
8326–8330, May 2014.
[47] J.P. Wang and J.D. Harms. General structure for computational ran-
dom access memory (CRAM), November 13 2014. US Patent App.
14/259,568.
[48] Shuangchen Li, Cong Xu, Qiaosha Zou, Jishen Zhao, Yu Lu, and Yuan
Xie. Pinatubo: A processing-in-memory architecture for bulk bitwise
operations in emerging non-volatile memories. In Proceedings of the
53rd Annual Design Automation Conference, DAC ’16, pages 173:1–
173:6, New York, NY, USA, 2016. ACM.
[49] N. Talati, S. Gupta, P. Mane, and S. Kvatinsky. Logic Design Within
Memristive Memories Using Memristor-Aided loGIC (MAGIC). IEEE
Transactions on Nanotechnology, 15(4):635–650, July 2016.
[50] John Reuben, Rotem Ben Hur, Nimrod Wald, Nishil Talati, Ameer
Haj Ali, Pierre Emmanuel, and Shahar Kvatinsky. Memristive Logic: A
framework for evaluation and comparison. In Proceeding of the IEEE
International Symposium on Power and Timing Modeling, Optimization
and Simulation, Sep, 2017.
[51] V. Seshadri, K. Hsieh, A. Boroum, D. Lee, M. A. Kozuch, O. Mutlu,
P. B. Gibbons, and T. C. Mowry. Fast Bulk Bitwise AND and OR
in DRAM. IEEE Computer Architecture Letters, 14(2):127–131, July
2015.
[52] Qing Guo, Xiaochen Guo, Ravi Patel, Engin Ipek, and Eby G. Friedman.
AC-DIMM: Associative Computing with STT-MRAM. In Proceedings
of the 40th Annual International Symposium on Computer Architecture,
ISCA ’13, pages 189–200, New York, NY, USA, 2013. ACM.
[53] W. Kang, H. Wang, Z. Wang, Y. Zhang, and W. Zhao. In-Memory
Processing Paradigm for Bitwise Logic Operations in STT-MRAM.
IEEE Transactions on Magnetics, PP(99):1–1, 2017.
[54] Jintao Zhang, Zhuo Wang, and Naveen Verma. A machine-learning
classifier implemented in a standard 6T SRAM array. In VLSI Circuits
(VLSI-Circuits), 2016 IEEE Symposium on, pages 1–2. IEEE, June 2016.
[55] X. Liu, M. Mao, B. Liu, H. Li, Y. Chen, B. Li, Yu Wang, Hao Jiang,
M. Barnell, Qing Wu, and Jianhua Yang. RENO: A high-efficient
reconfigurable neuromorphic computing accelerator design. In 2015
52nd ACM/EDAC/IEEE Design Automation Conference (DAC), pages
1–6, June 2015.
[56] S. G. Ramasubramanian, R. Venkatesan, M. Sharad, K. Roy, and
A. Raghunathan. SPINDLE: SPINtronic Deep Learning Engine for
large-scale neuromorphic computing. In Low Power Electronics and
Design (ISLPED), 2014 IEEE/ACM International Symposium on, pages
15–20, Aug 2014.
[57] Ping Chi, Shuangchen Li, Cong Xu, Tao Zhang, Jishen Zhao, Yongpan
Liu, Yu Wang, and Yuan Xie. PRIME: A Novel Processing-in-memory
Architecture for Neural Network Computation in ReRAM-based Main
Memory. In Proceedings of the 43rd International Symposium on
Computer Architecture, ISCA ’16, pages 27–39, Piscataway, NJ, USA,
2016. IEEE Press.
[58] Nios II Processor, Intel Corporation.
[59] T. Hanyu. Challenge of MTJ/MOS-hybrid logic-in-memory architecture
for nonvolatile VLSI processor. In Circuits and Systems (ISCAS), 2013
IEEE International Symposium on, pages 117–120, May 2013.
[60] M. Natsui, D. Suzuki, N. Sakimura, R. Nebashi, Y. Tsuji, A. Morioka,
T. Sugibayashi, S. Miura, H. Honjo, K. Kinoshita, S. Ikeda, T. Endoh,
H. Ohno, and T. Hanyu. Nonvolatile Logic-in-Memory LSI using cycle-
based power gating and its application to motion-vector prediction. IEEE
Journal of Solid-State Circuits, 50(2):476–489, Feb 2015.
[61] Shoun Matsunaga, Jun Hayakawa, Shoji Ikeda, Katsuya Miura, Tetsuo
Endoh, Hideo Ohno, and Takahiro Hanyu. MTJ-based nonvolatile logic-
in-memory circuit, future prospects and issues. In Proceedings of the
Conference on Design, Automation and Test in Europe, pages 433–435.
European Design and Automation Association, 2009.
[62] Meng-Fan Chang, Albert Lee, Chien-Chen Lin, Mon-Shu Ho, Ping-
Cheng Chen, Chia-Chen Kuo, Ming-Pin Chen, Pei-Ling Tseng, Tzu-Kun
Ku, Chien-Fu Chen, Kai-Shin Li, and Jia-Min Shieh. Read circuits for
resistive memory (ReRAM) and memristor-based nonvolatile Logics. In
The 20th Asia and South Pacific Design Automation Conference, pages
569–574, Jan 2015.
[63] D. Lee, X. Fong, and K. Roy. R-MRAM: A ROM-Embedded STT
MRAM Cache. IEEE Electron Device Letters, 34(10):1256–1258, Oct
2013.
[64] Paul Dlugosch, Dave Brown, Paul Glendenning, Michael Leventhal, and
Harold Noyes. An efficient and scalable semiconductor architecture
for parallel automata processing. IEEE Transactions on Parallel and
Distributed Systems, 25(12):3088–3098, 2014.
[65] D. Strukov. The area and latency tradeoffs of binary bit-parallel BCH
decoders for prospective nanoelectronic memories. In 2006 Fortieth
Asilomar Conference on Signals, Systems and Computers, pages 1183–
1187, Oct 2006.
[66] Xuanyao Fong, Sri Harsha Choday, Panagopoulos Georgios,
Charles Augustine, and Kaushik Roy. Spice models for
magnetic tunnel junctions based on monodomain approximation
https://nanohub.org/resources/19048, Aug 2016.
[67] S Ikeda, K Miura, H Yamamoto, K Mizunuma, HD Gan, M Endo,
Sl Kanai, J Hayakawa, F Matsukura, and H Ohno. A perpendicular-
anisotropy CoFeB–MgO magnetic tunnel junction. Nature materials,
9(9):721–724, 2010.
[68] Naveen Muralimanohar, Rajeev Balasubramonian, and Norm Jouppi.
Optimizing NUCA Organizations and Wiring Alternatives for Large
Caches with CACTI 6.0. In Proceedings of the 40th Annual IEEE/ACM
International Symposium on Microarchitecture, MICRO, pages 3–14,
Washington, DC, USA, 2007. IEEE Computer Society.
14
Shubham Jain is currently a PhD student in the
School of Electrical and Computer Engineering, Pur-
due University. His research interests include explor-
ing circuit and architectural techniques for emerg-
ing post-CMOS devices and computing paradigms
such as spintronics, approximate computing and
neuromorphic computing. He has a B.Tech(Hons.)
degree in Electronics and Electrical Communication
Engineering from the Indian Institute of Technol-
ogy, Kharagpur, India, in 2012. After graduation,
he worked for two years in Qualcomm, Bangalore,
India. He is a recipient of the Andrews Fellowship from Purdue University,
in 2014.
Ashish Ranjan received the BTech degree in elec-
tronics engineering from the Indian Institute of
Technology (BHU), Varanasi, India, in 2009. He
is currently working towards a PhD degree in the
School of Electrical and Computer Engineering,
Purdue University, West Lafayette, IN. His industry
experience includes three years as a senior mem-
ber technical staff in the Design Creation Division,
Mentor Graphics Corporation, Noida, India. His pri-
mary research interests include circuit-architecture
codesign for emerging technologies and approximate
computing. He was awarded the University Gold Medal for his academic
performance by IIT (BHU), Varanasi in 2009. He also received the Andrews
Fellowship from Purdue University in 2012.
Kaushik Roy received the BTech degree in elec-
tronics and electrical communications engineering
from the Indian Institute of Technology, Kharagpur,
India, and the PhD degree from the Department
of Electrical and Computer Engineering, University
of Illinois at Urbana-Champaign in 1990. He was
with the Semiconductor Process and Design Cen-
ter of Texas Instruments, Dallas, where he worked
on FPGA architecture development and low-power
circuit design. He joined the electrical and com-
puter engineering faculty at Purdue University, West
Lafayette, IN, in 1993, where he is currently Edward G. Tiedemann Jr.
Distinguished Professor. His research interests include spintronics, device-
circuit co-design for nano-scale Silicon and non-Silicon technologies, low-
power electronics for portable computing and wireless communications, and
new computing models enabled by emerging technologies. He has published
more than 600 papers in refereed journals and conferences, holds 15 patents,
graduated 60 PhD students, and is coauthor of two books on Low Power
CMOS VLSI Design (Wiley & McGraw Hill). He received the US Na-
tional Science Foundation Career Development Award in 1995, IBM faculty
partnership award, ATT/Lucent Foundation award, 2005 SRC Technical
Excellence Award, SRC Inventors Award, Purdue College of Engineering
Research Excellence Award, Humboldt Research Award in 2010, 2010 IEEE
Circuits and Systems Society Technical Achievement Award, Distinguished
Alumnus Award from Indian Institute of Technology, Kharagpur, Fulbright-
Nehru Distinguished Chair, and Best Paper Awards at 1997 International Test
Conference, IEEE 2000 International Symposium on Quality of IC Design,
2003 IEEE Latin American Test Workshop, 2003 IEEE Nano, 2004 IEEE
International Conference on Computer Design, 2006 IEEE/ACM International
Symposium on Low Power Electronics & Design, and 2005 IEEE Circuits
and System Society Outstanding Young Author Award (Chris Kim), 2006
IEEE Transactions on VLSI Systems Best Paper Award, 2012 ACM/IEEE
International Symposium on Low Power Electronics and Design Best Paper
Award, 2013 IEEE Transactions on VLSI Best Paper Award. He was a Purdue
University Faculty scholar (1998-2003). He was a Research Visionary board
member of Motorola Labs (2002) and held the M.K. Gandhi Distinguished
Visiting faculty at Indian Institute of Technology (Bombay). He has been in
the editorial board of IEEE Design and Test, IEEE Transactions on Circuits
and Systems, IEEE Transactions on VLSI Systems, and IEEE Transactions
on Electron Devices. He was the guest editor for Special Issue on Low-Power
VLSI in the IEEE Design and Test (1994) and IEEE Transactions on VLSI
Systems (June 2000), IEE Proceedings—Computers and Digital Techniques
(July 2002), and IEEE Journal on Emerging and Selected Topics in Circuits
and Systems (2011). He is a fellow of the IEEE
Anand Ragunathan is a Professor of Electrical
and Computer Engineering and Chair of the VLSI
area at Purdue University, where he directs research
in the Integrated Systems Laboratory. His current
areas of research include domain-specific architec-
ture, system-on-chip design, computing with post-
CMOS devices, and heterogeneous parallel com-
puting. Previously, he was a Senior Research Staff
Member at NEC Laboratories America, where he led
projects on system-on-chip architecture and design
methodology. He has also held the Gopalakrishnan
Visiting Chair in the Department of Computer Science and Engineering at the
Indian Institute of Technology, Madras.
Prof. Raghunathan has co-authored a book, eight book chapters, and over
200 refereed journal and conference papers, and holds 21 U.S patents. His
publications received eight best paper awards and five best paper nominations.
He received a Patent of the Year Award and two Technology Commer-
cialization Awards from NEC, and was chosen among the MIT TR35 (top
35 innovators under 35 years across various disciplines of science and
technology) in 2006.
Prof. Raghunathan has been a member of the technical program and
organizing committees of several leading conferences and workshops, chaired
premier IEEE/ACM conferences (CASES, ISLPED, VTS, and VLSI Design),
and served on the editorial boards of various IEEE and ACM journals in
his areas of interest. He received the IEEE Meritorious Service Award and
Outstanding Service Award. He is a Fellow of the IEEE and Golden Core
Member of the IEEE Computer Society. Prof. Raghunathan received the B.
Tech. degree from the Indian Institute of Technology, Madras, and the M.A.
and Ph.D. degrees from Princeton University.
